UNCLASSIFIED

AD 401820

Reproduced
by the

DEFENSE DOCUMENTATION CENTER

FOR

SCIENTIFIC AND TECHNICAL INFORMATION


CAMERON STATION, ALEXANDRIA, VIRGINIA



UNCLASSIFIED

MOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U.S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

AD No. 401820 ASTIA FILE COPY 401 820



TECHNICAL NOTE

ADB-TN-21-63

SIMPLIFIED TRANSISTOR DESIGN PROCEDURES

8 APRIL 1963



ELECTROMAGNETIC RADIATION



5-190700)

TECHNICAL NOTE

ADB-TN-21-63

(SIMPLIFIED TRANSISTOR DESIGN PROCEDURES

by

(10) 13 place Classified

(13) N.A.

(13) 8 APRIL \$63

Si.C.

(1) Rept. The ELECTROMAGNETIC RADIATION

Signed: C Christman

C. J. Christman, Electromagnetic Radiation

Approved: (3) Colome

B. Rolsma - Research Manager -

Electromagnetic Radiation

Approved:

R. P. Erickson - Chief Engineer -

Advanced Development Branch

TABLE OF CONTENTS

		Page
	PREFACE	iii
1.	USE OF HYBRID PARAMETERS	1
2.	BIAS CIRCUIT DESIGN - NO EMITTER RESISTANCE	3
3.	BIAS DESIGN FOR THE COMMON EMITTER CONFIGURATION	4
4.	INPUT IMPEDANCE CALCULATIONS FOR THE COMMON EMITTER	4
5.	VOLTAGE GAIN CALCULATIONS FOR THE COMMON EMITTER	5
6.	VOLTAGE GAIN OF TWO SIMILAR R-C COUPLED COMMON EMITTER	6
7.	INPUT-OUTPUT IMPEDANCE OF THE EMITTER FOLLOWER STAGE	6
8.	POWER OUTPUT OF CLASS A AND B AMPLIFIERS	8
9.	TUNED HARMONIC MULTIPLIER EFFICIENCY	9
0.	EFFECTS OF LOAD AND GENERATOR RESISTANCE FOR EACH	
	CONFIGURATION	9
	APPENDIX	10
	BIBLIOGRAPHY	13
	DISTRIBUTION	14

PREFACE

Transistor design procedures, found useful in Advanced Development Electromagnetic Radiation efforts, are presented here. They are derived from various literature sources as referenced in the appendix and bibliography. This compilation of procedures has been selected to make use of the methods employing hybrid parameters and those generally eliminating rigor associated with the more formal methods of analysis.

Accuracy for each individual problem must ultimately be decided by the designer. In most cases, it will be found to be adequate, but where it is not, an initial step toward outlining a more detailed method will be found in the references of the bibliography.

These procedures include was scient design, input implance colculations for the common emitter, voltage gains calculations for the common emitter, imput output impulance of the smitter-follower stage, and spower output a) class A and B anyleticis, Consideration is given to tuned harmonic multiplier effeciency.

USE OF THE HYBRID PARAMETERS (Reference 1)

In the application of vacuum tubes or other active devices, such as, magnetic amplifiers, the device transfer characteristics are a first necessity. The values of

$$\mathbf{r_p} = \frac{d\mathbf{E_p}}{d\mathbf{I_p}} \qquad \mathbf{u} = \frac{d\mathbf{E_p}}{d\mathbf{E_c}} \quad \mathbf{gm} = \frac{d\mathbf{I_p}}{d\mathbf{E_c}}$$

for vacuum tubes are obtained directly from the curves of the active devices themselves. All subsequent calculations (gain, etc.) will be based on these values. Similarly for transistors, the following basic formula is defined. Additionally and more complete notation will be found in the appendix.

$$h_{ie} = \frac{dV_{CE}}{dI_{B}}$$
 $V_{CE} = K$ $h_{oe} = \frac{dI_{C}}{dV_{CE}}$ $I_{B} = K$ $h_{fe} = \frac{dI_{C}}{dI_{B}}$ $V_{CE} = K$ $\mu_{re} = \frac{dV_{BE}}{dV_{CE}}$ $I_{B} = K$

Proceeding with the previously obtained parameters, the following equations can be expressed for the common emitter configuration shown below:

$$A_{V} = \frac{-h_{fe} R_{L}}{(h_{ie} h_{oe} - h_{fe} \mu_{re}) R_{L} + h_{ie}}$$
VOLTAGE GAIN

$$A_{i} = \frac{-h_{fe}}{h_{oe} R_{L} + 1}$$

$$\mathbf{r_0} = \frac{h_{ie} + R_G}{h_{oe} h_{ie} - \mu_{re} h_{fe} + h_{oe} R_G}$$


OUTPUT RESISTANCE

$$r_i = \frac{h_{ie} + (h_{oc} h_{ie} - h_{fe} \mu_{re}) R_L}{1 + h_{oe} R_L}$$

INPUT RESISTANCE

$$A_{p} = \frac{(h_{fe})^{2} R_{L}}{(h_{oe} R_{L} + 1) ([h_{ie} h_{oe} - h_{fe} \mu_{re}] R_{L} + h_{ie})}$$

POWER GAIN



The common collector and common base configurations may be handled with the same basic formulae provided that the subscripts denote the proper circuit employed and the hybrid parameters are measured with the proper circuit, or converted using the following expressions (Reference 12):

$$\begin{aligned} h_{ic} &= h_{ie} \\ \mu_{fe} &= 1 - \mu_{re} \\ h_{fc} &= - (1 + h_{fe}) \\ h_{oc} &= h_{oe} \end{aligned}$$
 Common emitter to common collector
$$h_{ib} = \frac{h_{ie}}{1 + h_{fe}} \\ \mu_{rb} &= \frac{h_{ie} h_{oe}}{1 + h_{fe}} \\ h_{fb} &= \frac{-h_{fe}}{1 + h_{fe}} \\ h_{ob} &= \frac{h_{oe}}{1 + h_{fe}} \\ h_{ie} &= \frac{h_{ib}}{1 + h_{fe}} \\ h_{fe} &= \frac{h_{ib} h_{ob}}{1 + h_{fe}} - \mu_{rb} \\ h_{fe} &= \frac{-h_{fb}}{1 + h_{fb}} \\ h_{oe} &= \frac{h_{ob}}{1 + h_{fb}} \end{aligned}$$
 Common emitter to common base
$$\mu_{re} = \frac{h_{ib} h_{ob}}{1 + h_{fe}}$$
 Common emitter to common emitter
$$\mu_{re} = \frac{h_{ib} h_{ob}}{1 + h_{fb}}$$

The dependency of the previous calculations consisting of the values obtained from the device, static curves, or measurements, e.g.:


$$h_{ie} = \frac{d V_{BE}}{d I_{B}}$$
 etc.

dictates that a graphical analysis of the circuit and its parameters may likely be as exact as the foregoing more formal calculations. In fact, the design will be more accurate when carried out graphically than analytically with commercial data if the graphical method were to employ the individual device curves such as are obtained from a static curve tracer. The above facts become even more impressive when the wide spread of parameters listed by the manufacturer are considered as the starting point for the calculations.

With these considerations, the designer may wish to turn his attentions to more direct, less laborious design procedures which may still provide accuracy commensurate with the use of values as listed by the device manufacturer. The following collection of design procedures is presented with this objective.

2. BIAS CIRCUIT DESIGN - NO EMITTER RESISTANCÈ


The desired operating point I_C , having been established from the graphically constructed load line, as shown on Page 8, may be provided with the following circuit:



where
$$I_C \cong h_{fe} \left[\frac{v_{CE}}{R_i} + I_{BCO} \right]$$

neglecting R_2 and input diode voltage drop

If negative feedback is required, then the following circuit is valid.




If R_2 is used in either of the above two cases (to stabilize the bias source), there must be an accountability for a further reduction of the bias voltage. Thus if $R_2 = R_1$, then I_C of twice the desired value must be used in the calculations.

The second method provides little temperature stabilization and the first none, therefore these procedures require the use of special biasing resistors, such as sensistors, or other devices.

3. BIAS DESIGN FOR THE COMMON EMITTER CONFIGURATION (Reference 2)

The most commonly used bias arrangement, as shown below, provides an emitter resistance for temperature stabilization (Reference 16). Stabilization of h_{fe} and other parameters is discussed in Reference 19.



 $R_{\rm E}$ normally ranges from 500 to 1000 ohms for small devices and is bypassed by $C_{\rm RE}$ for the lowest desired signal frequency. R_2 is best limited in value from 5 to 10 times $R_{\rm E}$ to provide a rigid bias point. R_1 is used to divide the collector supply voltage with R_2 in order to provide the desired operating bias current

$$I_{\overline{B}} \cong \frac{V_{\overline{BE}}}{R_{\overline{E}}}$$
 (neglecting input diode voltage drop)

as determined from the load line or other means. The desired operating point in terms of collector current may be obtained likewise

$$I_{\mathbf{C}} \cong \frac{V_{\mathbf{CE}} R_2}{R_{\mathbf{E}} (R_1 + R_2)}.$$


A more rigorous method for bias control of ICBO drift may be found in Reference 2.

4. INPUT IMPEDANCE CALCULATIONS FOR THE COMMON EMITTER (Reference 3)

To determine the "circuit" input resistance of a common emitter stage shown on Page 5, the following expression may be used:

$$R_{in} = \left[1 + h_{fe}\right] h_{ib}$$
 (neglecting $\frac{R_1 R_2}{R_1 + R_2}$ effect)

Typically this value ranges from 1000 to 3000 ohms and increases principally with increasing values of $h_{\rm f0}$.



5. VOLTAGE GAIN CALCULATIONS FOR THE COMMON EMITTER (Reference 3)

The AC voltage gain at 1 KC from the common emitter amplifier shown above is approximately equal to

$$A_{V} \cong \frac{-R_{L}}{h_{1b}} \cong \frac{e_{OUT}}{e_{IN}}$$

with hib as normally specified in the manufacturer's data sheets.

The value of R_I must reflect the effects of any subsequent stage loading, e.g.:

$$R_{L} = \frac{R_{IN}}{R_{IN}} + \frac{R_{c}}{R_{c}}$$

where $R_c = collector load resistor, and$

 R_{IN} = next stage input resistance.

The AC voltage gain ≅ -3 DB of the 1 KC value at a frequency:

$$f (-3DB) \cong \frac{1 + h_{fe}}{2\pi C_C r_G}$$

where $C_C = coupling capacity, and$

 r_G = generator resistance.

6. VOLTAGE GAIN OF TWO SIMILAR R-C COUPLED COMMON EMITTER (Reference 4)

The voltage gain of two stages as shown on Page 5 and connected in cascade is

 $A_V \cong h_{fe} \frac{R_L}{h_{fb}}$ with the second stage input resistance becoming the first stage load resistance. The expression for the voltage gain of the two stages is therefore much smaller than the product of the separate gains, e.g.:

$$A_{v} \cong h_{fe} \frac{R_{L}}{h_{ib}} \ll \left(\frac{R_{L}}{h_{ib}}\right)^{2}$$

This loss may almost completely be recovered with the use of an emitter-follower stage between the common emitter stages, to transform the medium high output impedance to a lower input impedance, with small losses (.9 typically).

7. INPUT-OUTPUT IMPEDANCE OF THE EMITTER FOLLOWER STAGE (Reference 5 and 20)


The output impedance Z_0 for the emitter follower (common collector) connection as shown below is equal to approximately

$$\frac{Z_{eq}}{h_{fe}} \cong Z_{o}$$


where Z_{eq} is the resultant of R_1 , R_2 and Z_{in} .

The input impedance is equal to

$$h_{fe} R_L \cong Z_{in}$$



The imput impedance may be further increased by bootstrapping the bias return to the signal output as shown below and described in Reference 22.



 $R_2 = R_2' + R_2''$ (conditional with stability factors)

8. POWER OUTPUT OF CLASS A AND B AMPLIFIERS (Reference 6)

The maximum power output obtainable from a Class A amplifier, as shown with a central operating point below and without clipping, is equal to

$$P_0 = \frac{E_C I_C}{2}$$

The necessary load resistance

$$R_{L} = \frac{E_{C}}{I_{C}} = \frac{E_{C}^{2}}{2 P_{O}}$$


The maximum power output obtainable from a Class B amplifier, shown below with a near cutoff operating point and without clipping, is equal to

$$P_0 = \frac{I_{\text{max}} E_c}{2}$$

The necessary load resistance

$$R_{L} = \frac{E_{c}}{I_{\text{max}}}$$
 (LOAD LINE)

$$R_{CC} = \frac{2 E_C^2}{P_C}$$
 (COLLECTOR TO COLLECTOR)



9. TUNED HARMONIC MULTIPLIER EFFICIENCY (Reference 21)

The approximate output power that may be obtained with the tuned (high Q RF circuits) harmonic multiplier is given by

$$P_{OUT} \cong \left(\frac{1}{n}\right)^2 P_0$$


where Po = Class "C" RF output, and

n = harmonic being amplified.

Optimum harmonic output power, as calculated above, is directly dependent upon the operating bias, and the emitter resistance must be empirically determined for each harmonic sought.

10. EFFECTS OF LOAD AND GENERATOR RESISTANCE FOR EACH CONFIGURATION (Reference 7)

Application of any of the preceding procedures will be greatly enhanced with knowledge of the magnitude and direction of the reflected parameters. These effects have been presented here in the following curves.



APPENDIX

Hybrid parameters are a mixture of Z and Y parameters, impedance and conductance, etc. obtained with the aid of general network equations as written for four terminal networks. Other simplified design techniques are available, notably using "r" parameters, and are derived with the equivalent "T" circuit (Reference 17). These techniques depend upon the use of empirical or measured data, and are not generally listed by the device manufacturer because they are inconvenient to manipulate.

The following often used h parameter notation is presented here with subscripts denoting the most commonly measured configuration, e.g., h_{fe} = Current Gain Common Emitter. The same type notation may apply to any configuration with the use of appropriate subscripts, e.g., h_{ib} = Input Impedance Common Base. Upper case subscripts generally denote DC values and lower case subscripts generally denote AC values.

A. SUPPLY PARAMETERS - USUALLY MAXIMUMS (Reference 8)

Collector supply voltage	V _C 1
Base supply voltage	$v_{\mathbf{Bl}}$
Collector current	$^{\mathrm{I}}\mathrm{_{C}}$
Base current	$\mathtt{I}_{\mathbf{B}}$
Junction temperature	$T_{\mathbf{J}}$

B. DEVICE PARAMETERS - DC

Forward current gain (Vce specified)	$^{ m h}_{ m FE}$
Collector cutoff current	I_{CBO}
Emitter cutoff current	IEBO
Collector to emitter breakover voltage	BVana

C. DEVICE PARAMETERS - AC SMALL SIGNAL

Forward current gain " β " or " α_{fe} "	
(output AC shorted)	h_{fe}
Input impedance (output AC shorted)	hib
Output admittance (input AC open)	h_{ob}
Output capacity (input open; frequency specified)	Coe

$$gain = .707 h_{fe}$$

fac

NF

Collector saturation voltage (offset

V_{CE} (SAT)

Collector saturation resistance (IC and

RCS

D. DEVICE PARAMETER DEFINITIONS - DC (Reference 9)

$$H_{FE} = \frac{I_C}{I_B}$$

$$G_{M} = \frac{I_{C}}{V_{BE}}$$

$$H_{IE} = \frac{V_{BE}}{I_{B}}$$

$$R_{S} = \frac{V_{CE}}{I_{C}}$$

NOTE: These definitions contain upper case letters, e.g., H_{FE} to denote "DC" hybrid measurements (Reference 10).

E. CIRCUIT MATRIX NOTATION (Reference 11)

The circuit notations shown below, and their equals in terms of hybrid parameters, are less often used in transistor analysis alone, but are generally used to solve any four terminal network problems. They are mainly used with an additional subscript to denote the circuit employed (Reference 14) e.g.,

$$h_{11} = h_1 = h_{10}$$

 $h_{11} = h_i = input impedance (output AC shorted)$

 $h_{22} = h_0$ = output conductance (input AC open)

 $h_{21} = h_f = \beta$ or forward AC current gain (output AC shorted)

 $h_{12} = h_{rc} = reverse resistance (input open)$

F. TYPICAL VALUES OF THE IMPORTANT h PARAMETERS (References 13 and 15)

Parameter	h _{ib} Ω	h _{ie} Ω	$h_{ m fe}$	h _{ob} umho	h _{oe} umho
WE 2N463		28-51	50-91		
RCA 2N301	'	23	75	·	
Minn. Honeywell 2N540		24-60	50-150		
Texas Inst. 2N1047		500	12-90		
Bendix 2N1008		200-1000	40-150		300
Texas Inst. 2N336	30-80		76-333	.25	·
Texas Inst. 2N1382	30		80	.5	

Occasionally it may be desirable to employ ${\bf r}$ parameters in design, which may be converted as follows:

$$r_{e} = h_{11} - \frac{h_{12}}{h_{22}}$$
 $(1 + h_{21}) = h_{1} - \frac{h_{re}}{h_{0}}$ $(1 + h_{f})$

$$r_b = \frac{h_{12}}{h_{22}} = \frac{h_{rc}}{h_0}$$

$$\mathbf{r_{C}} = \frac{1}{\mathbf{h_{22}}} = \frac{1}{\mathbf{h_{O}}}$$

$$\beta = \frac{h_{21}}{1} = -h_f$$

BIBLIOGRAPHY'

Reference Number	
· 1	U.S. Army Technical Manual 11-690 p. 77 ($lpha_{ m fe}$ is used here in place of eta)
2	Third Edition G.E. Transistor Manual p. 15
3	Third Edition G.E. Transistor Manual p. 18
4	Third Edition G. E. Transistor Manual p. 19
5	Electrical Industries Magazine
6	Third Edition G.E. Transistor Manual p. 20
7	U.S. Army Technical Manual 11-690 p. 109
8 .	This data has been abstracted from current manufacturers data sheets
9	Additional rigorous design equations and their simplifications, using both r and h parameters may be found in "Transistor Circuits and App" by Carrol p. 20-24
10	As detailed for the 2N463 by Western Electric Co.
11	This older basic method is described in detail in "Transistor circuit application course" by Sam Nissin p. 38
12	As found in U.S. Army Technical Manual 11-690 p. 79
13	This data has been abstracted from current manufacturer's data sheets.
14	Additional notations and their equivalents which have been used may be found in U.S. Army Technical Manual 11-690 p. 80
15	Recommended letter symbols to be used for semiconductor data sheets and specifications are presented in EIA Standard No. RS-245
16	An account of amplifier bias operation using the emitter resistor $R_{\rm E}$ and its effects on the bias values, may be found in "Introduction to Junction Transistors" by R.C.A. p. 13
17	A summary of practical equations using r parameters is to be found in "Transistor Circuit Design" by Texas Instrument p. 98
18	Texas Instruments application notes for April 1960
19	Texas Instruments application notes for March 1961
20	Philco application lab report 701B, p. 4
21	Philco application lab report 701B, p. 19
22	Phileo application lab report 622

DISTRIBUTION

INTERNAL	No. of Copies
Marketing Staff	1
Chief Engineer, Advanced Development	1
Manager, Gyro Research	1
Chief Engineer, Optical Systems	1
Manager, Electromagnetic Radiation	8
Assistant Chief Engineer, Preliminary Design	2
Manager, Gas Dynamics	1
Chief Engineer, Systems	1
Manager, Mechanics Research	1
Manager, Electrical and Electronic Design	1
Author	3
Technical Files	4